Kanad Ghose
Kanad Ghose
Dept. of Computer Science
Verified email at
Cited by
Cited by
MARSS: A full system simulator for multicore x86 CPUs
A Patel, F Afram, S Chen, K Ghose
Proceedings of the 48th Design Automation Conference, 1050-1055, 2011
Analytical energy dissipation models for low-power caches
MB Kamble, K Ghose
Proceedings of the 1997 international symposium on Low power electronics and …, 1997
Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation
K Ghose, MB Kamble
Proceedings of the 1999 international symposium on Low power electronics and …, 1999
Flexible hybrid electronics: Direct interfacing of soft and hard electronics for wearable health monitoring
Y Khan, M Garg, Q Gui, M Schadt, A Gaikwad, D Han, NAD Yamamoto, ...
Advanced Functional Materials 26 (47), 8764-8775, 2016
Hierarchical cubic networks
K Ghose, KR Desai
IEEE Transactions on Parallel and Distributed Systems 6 (4), 427-435, 1995
Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources
D Ponomarev, G Kucuk, K Ghose
Proceedings. 34th ACM/IEEE International Symposium on Microarchitecture …, 2001
Register packing: Exploiting narrow-width operands for reducing register file pressure
O Ergin, D Balkan, K Ghose, D Ponomarev
37th International Symposium on Microarchitecture (MICRO-37'04), 304-315, 2004
A brief overview of recent developments in thermal management in data centers
S Alkharabsheh, J Fernandes, B Gebrehiwot, D Agonafer, K Ghose, ...
Journal of Electronic Packaging 137 (4), 040801, 2015
System and method for fast, reliable byte stream transport
K Ghose, P Sulatycke
US Patent 7,305,486, 2007
M-sim: a flexible, multithreaded architectural simulation environment
J Sharkey, D Ponomarev, K Ghose
Techenical report, Department of Computer Science, State University of New …, 2005
Energy-efficiency of VLSI caches: a comparative study
MB Kamble, K Ghose
Proceedings Tenth International Conference on VLSI Design, 261-267, 1997
Marss-x86: A qemu-based micro-architectural and systems simulator for x86 multicore processors
A Patel, F Afram, K Ghose
1st International Qemu Users’ Forum, 29-30, 2011
System and method for validating program execution at run-time
K Ghose
US Patent 9,767,271, 2017
Increasing processor performance through early register release
O Ergin, D Balkan, D Ponomarev, K Ghose
IEEE International Conference on Computer Design: VLSI in Computers and …, 2004
File system having predictable real-time performance
K Ghose
US Patent 8,046,558, 2011
Caching-efficient multithreaded fast multiplication of sparse matrices
PD Sulatycke, K Ghose
Proceedings of the First Merged International Parallel Processing Symposium …, 1998
System and method for validating program execution at run-time using control flow signatures
K Ghose
US Patent 9,230,122, 2016
Method and apparatus for incremental commitment to architectural state in a microprocessor
MT Yourst, K Ghose
US Patent 7,496,735, 2009
hFS: A hybrid file system prototype for improving small file and metadata performance
Z Zhang, K Ghose
Proceedings of the 2Nd ACM SIGOPS/EuroSys European Conference on Computer …, 2007
Energy-efficient mesi cache coherence with pro-active snoop filtering for multicore microprocessors
A Patel, K Ghose
Proceedings of the 2008 international symposium on Low Power Electronics …, 2008
The system can't perform the operation now. Try again later.
Articles 1–20