Mahyar Samani

Cited by

	All	Since 2019
Citations	361	361
h-index	3	3
i10-index	2	2

120

202020212022202320246 44 76 114 118

Public access

View all

2 articles

1 article

available

not available

Based on funding mandates

Co-authors

Jason Lowe-PowerAssociate Professor, University of California, DavisVerified email at ucdavis.edu
Venkatesh AkellaProfessor of Electrical & Computer Engineering, University of California, DavisVerified email at ucdavis.edu
Marjan FariborzUniversity of California DavisVerified email at ucdavis.edu
Ayaz AkramUniversity of California, DavisVerified email at ucdavis.edu
Bobby R. BruceUniversity of California, DavisVerified email at ucdavis.edu
Hoa NguyenUniversity of California, DavisVerified email at ucdavis.edu
Matthew D. SinclairUniversity of Wisconsin-Madison, AMD ResearchVerified email at cs.wisc.edu
Kourosh ValiUniversity of California DavisVerified email at ucdavis.edu

Mahyar Samani

University of California Davis

Verified email at ucdavis.edu

Computer Architecture


Title Sort by citations Sort by year Sort by title	Cited by Cited by	Year
The gem5 simulator: Version 20.0+ J Lowe-Power, AM Ahmad, A Akram, M Alian, R Amslinger, M Andreozzi, ... arXiv preprint arXiv:2007.03152, 2020	329	2020
Enabling reproducible and agile full-system simulation BR Bruce, A Akram, H Nguyen, K Roarty, M Samani, M Friborz, T Reddy, ... 2021 IEEE International Symposium on Performance Analysis of Systems and …, 2021	20	2021
LLM: Realizing Low-Latency Memory by Exploiting Embedded Silicon Photonics for Irregular Workloads M Fariborz, M Samani, P Fotouhi, R Proietti, IM Yi, V Akella, ... International Conference on High Performance Computing, 44-64, 2022	5	2022
A model for scalable and balanced accelerators for graph processing M Fariborz, M Samani, T O'Neill, J Lowe-Power, SJB Yoo, V Akella IEEE Computer Architecture Letters 21 (2), 149-152, 2022	3	2022
TEGRA--Scaling Up Terascale Graph Processing with Disaggregated Computing W Shaddix, M Samani, M Fariborz, SJ Yoo, J Lowe-Power, V Akella arXiv preprint arXiv:2404.03155, 2024	2	2024
Methodologies for Evaluating Memory Models in gem5 M Samani University of California, Davis, 2021	2	2021
Scalable Hardware Acceleration of Graph Processing with Photonic Interconnects V Akella, M Fariborz, M Samani, SJB Yoo, J Lowe-Power 2023 International Conference on Photonics in Switching and Computing (PSC), 1-3, 2023		2023
Artifact Evaluation Committee A Akram, H Sadasivan, M Samani, M Hildebrand, M Babaie, MR Ardakani, ...
A CUDA-based Batcher-Banyan Network for Bitonic Sort K Vali, M Samani, M del Rosario

The system can't perform the operation now. Try again later.

Articles 1–9

Citations per year

Duplicate citations

Merged citations

Add co-authorsCo-authors

Follow

Cited by

Co-authors